IS93C46A IS93C56A IS93C66A



1,024/2,048/4,096-BIT SERIAL ELECTRICALLY ERASABLE PROM

FEBRUARY 2003

FEATURES


- Industry-standard Microwire Interface
 - Non-volatile data storage
 - Low voltage operation: Vcc = 2.5V to 5.5V
 - Full TTL compatible inputs and outputs
 - Auto increment for efficient data dump
- User Configured Memory Organization
 - By 16-bit or by 8-bit
- Hardware and software write protection
 - Defaults to write-disabled state at power-up
 - Software instructions for write-enable/disable
- Enhanced low voltage CMOS E²PROM technology
- · Versatile, easy-to-use Interface
 - Self-timed programming cycle
 - Automatic erase-before-write
 - Programming status indicator
 - Word and chip erasable
 - Chip select enables power savings
- Durable and reliable
 - 40-year data retention after 1M write cycles
 - 1 million write cycles
 - Unlimited read cycles
 - Schmitt-trigger inputs
- Industrial and Automotive Temperature Grade

DESCRIPTION

The IS93C46A/56A/66A is a low-cost 1kb/2kb/4kb non-volatile, ISSI [®] serial EEPROM. It is fabricated using an enhanced CMOS design and process. The IS93C46A/56A/66A contain power-efficient read/write memory, and organization of either 128/256/512 bytes of 8 bits or 64/128/256 words of 16 bits. When the ORG pin is connected to Vcc or left unconnected, x16 is selected; when it is connected to ground, x8 is selected. The IS93C46A/56A/66A is fully backwards compatible with IS93C46/56/66.

An instruction set defines the operation of the devices, including read, write, and mode-enable functions. To protect against inadvertent data modification, all erase and write instructions are accepted only while the device is write-enabled. A selected x8 byte or x16 word can be modified with a single WRITE or ERASE instruction. Additionally, the two instructions WRITE ALL or ERASE ALL can program the entire array. Once a device begins its self-timed program procedure, the data out pin (Dout) can indicate the READY/ BUSY status by raising chip select (CS). The selftimed write cycle includes an automatic erasebefore-write capability. The device can output any number of consecutive bytes/words using a single READ instruction.

FUNCTIONAL BLOCK DIAGRAM




Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.




PIN CONFIGURATIONS


8-Pin DIP, 8-Pin TSSOP



8-Pin JEDEC SOIC "G"



8-Pin JEDEC SOIC "GR"



PIN DESCRIPTIONS

CS	Chip Select
SK	Serial Data Clock
Din	Serial Data Input
Dout	Serial Data Output
ORG	Organization Select
NC	Not Connected
Vcc	Power
GND	Ground

Applications

The IS93C46A/56A/66A is very popular in many high-volume applications which require low-power, low-density storage. Applications using this device include industrial controls, networking, and numerous other consumer electronics.

Endurance and Data Retention

The IS93C46A/56A/66A is designed for applications requiring up to 1M programming cycles (WRITE, WRALL, ERASE and ERAL). It provides 40 years of secure data retention without power after the execution of 1M programming cycles.

Device Operations

The IS93C46A/56A/66A are controlled by a set of instructions which are clocked-in serially on the Din pin. Before each low-to-high transition of the clock (SK), the CS pin must have already been raised to HIGH, and the Din value must be stable at either LOW or HIGH. Each

instruction begins with a start bit of the logical "1" or HIGH. Following this are the opcode (2 bits), address field (6, 7, 8, or 9 bits), and data, if appropriate. The clock signal may be held stable at any moment to suspend the device at its last state, allowing clock-speed flexibility. Upon completion of bus communication, CS would be pulled LOW. The device then would enter Standby mode if no internal programming is underway.

Read (READ)

The READ instruction is the only instruction that outputs serial data on the Dout pin. After the read instruction and address have been decoded, data is transferred from the selected memory register into a serial shift register. (Please note that one logical "0" bit precedes the actual 8 or 16-bit output data string.) The output on Dout changes during the low-to-high transitions of SK (see Figure 3).

Low Voltage Read

The IS93C46A/56A/66A have been designed to ensure that data read operations are reliable in low voltage environments. They provide accurate operation with Vcc as low as 2.5V.

Auto Increment Read Operations

In the interest of memory transfer operation applications, the IS93C46A/56A/66A has been designed to output a continuous stream of memory content in response to a single read operation instruction. To utilize this function, the system asserts a read instruction specifying a start location address. Once the 8 or 16 bits of the addressed register have been clocked out, the data in consecutively higher address locations is output. The address will wrap around continuously with CS HIGH until the chip select (CS) control pin is brought LOW. This allows for single instruction data dumps to be executed with a minimum of firmware overhead.



Write Enable (WEN)

The write enable (WEN) instruction must be executed before any device programming (WRITE, WRALL, ERASE, and ERAL) can be done. When Vcc is applied, this device powers up in the write disabled state. The device then remains in a write disabled state until a WEN instruction is executed. Thereafter, the device remains enabled until a WDS instruction is executed or until Vcc is removed. (See Figure 4.) (Note: Chip select must remain LOW until Vcc reaches its operational value.)

Write (WRITE)

The WRITE instruction includes 8 or 16 bits of data to be written into the specified register. After the last data bit has been applied to DIN, and before the next rising edge of SK, CS must be brought LOW. If the device is write-enabled, then the falling edge of CS initiates the self-timed programming cycle (see WEN).

If CS is brought HIGH, after a minimum wait of 250 ns (5V operation) after the falling edge of CS (tcs) Dout will indicate the READY/BUSY status of the chip. Logical "0" means programming is still in progress; logical "1" means the selected register has been written, and the part is ready for another instruction (see Figure 5). The READY/BUSY status will not be available if: a) The CS input goes HIGH after the end of the self-timed programming cycle, twp; or b) Simultaneously CS is HIGH, Din is HIGH, and SK goes HIGH, which clears the status flag.

Write All (WRALL)

The write all (WRALL) instruction programs all registers with the data pattern specified in the instruction. As with the WRITE instruction, the falling edge of CS must occur to initiate the self-timed programming cycle. If CS is then brought HIGH after a minimum wait of 250 ns (tcs), the Dout pin indicates the READY/BUSY status of the chip (see Figure 6).

Write Disable (WDS)

The write disable (WDS) instruction disables all programming capabilities. This protects the entire device against accidental modification of data until a WEN instruction is executed. (When Vcc is applied, this part powers up in the write disabled state.) To protect data, a WDS instruction should be executed upon completion of each programming operation.

Erase Register (ERASE)

After the erase instruction is entered, CS must be brought LOW. The falling edge of CS initiates the self-timed internal programming cycle. Bringing CS HIGH after a minimum of tcs, will cause Dout to indicate the READ/BUSY status of the chip: a logical "0" indicates programming is still in progress; a logical "1" indicates the erase cycle is complete and the part is ready for another instruction (see Figure 8).

Erase All (ERAL)

Full chip erase is provided for ease of programming. Erasing the entire chip involves setting all bits in the entire memory array to a logical "1" (see Figure 9).

INSTRUCTION SET - IS93C46A

Instruction	Start Bit	OP Code		ganization = GND) Input Data	`	ganization = Vcc) Input Data
READ	1	10	(A6-A0)	_	(A5-A0)	_
WEN (Write Enable)	1	00	11xxxxx	_	11xxxx	_
WRITE	1	01	(A6-A0)	(D7-D0) ⁽³⁾	(A5-A0)	(D15-D0) (2)
WRALL (Write All Register	rs) 1	00	01xxxxx	(D7-D0) ⁽³⁾	01xxxx	(D15-D0) (2)
WDS (Write Disable)	1	00	00xxxxx	_	00xxxx	_
ERASE	1	11	(A6-A0)	_	(A5-A0)	_
ERAL (Erase All Registers) 1	00	10xxxxx	_	10xxxx	_

Notes:

- 1. x = Don't care bit.
- 2. If input data is not 16 bits exactly, the last 16 bits will be taken as input data.
- 3. If input data is not 8 bits exactly, the last 8 bits will be taken as input data.



INSTRUCTION SET - IS93C56A

Instruction	Start Bit	OP Code	_	ganization = GND) Input Data	`	ganization = Vcc) Input Data
READ	1	10	x(A7-A0)	_	x(A6-A0)	_
WEN (Write Enable)	1	00	11xxxxxxx	_	11xxxxxx	_
WRITE	1	01	x(A7-A0)	(D7-D0) ⁽³⁾	x(A6-A0)	(D15-D0) (2)
WRALL (Write All Register	rs) 1	00	01xxxxxxx	(D7-D0) (3)	01xxxxxx	(D15-D0) (2)
WDS (Write Disable)	1	00	00xxxxxxx	_	00xxxxxx	_
ERASE	1	11	x(A7-A0)	_	x(A6-A0)	_
ERAL (Erase All Registers) 1	00	10xxxxxxx	_	10xxxxxx	_

Notes:

- 1. x = Don't care bit.
- 2. If input data is not 16 bits exactly, the last 16 bits will be taken as input data.
- 3. If input data is not 8 bits exactly, the last 8 bits will be taken as input data.

INSTRUCTION SET - IS93C66A

Instruction	Start Bit	OP Code	•	ganization = GND) Input Data		ganization = Vcc) Input Data
READ	1	10	(A8-A0)	_	(A7-A0)	_
WEN (Write Enable)	1	00	11xxxxxxxx	_	11xxxxxx	_
WRITE	1	01	(A8-A0)	(D7-D0) ⁽³⁾	(A7-A0)	(D15-D0) (2)
WRALL (Write All Register	rs) 1	00	01xxxxxxx	(D7-D0) ⁽³⁾	01xxxxxx	(D15-D0) (2)
WDS (Write Disable)	1	00	00xxxxxxx	_	00xxxxxx	_
ERASE	1	11	(A8-A0)	_	(A7-A0)	_
ERAL (Erase All Registers) 1	00	10xxxxxxx	_	10xxxxxx	_

Notes:

- 1. x = Don't care bit.
- 2. If input data is not 16 bits exactly, the last 16 bits will be taken as input data.
- 3. If input data is not 8 bits exactly, the last 8 bits will be taken as input data.



ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
VGND	Voltage with Respect to GND	-0.3 to +6.5	V
TBIAS	Temperature Under Bias (Industrial)	-40 to +85	°C
TBIAS	Temperature Under Bias (Automotive)	-40 to +125	°C
Tstg	Storage Temperature	-65 to +150	°C

Notes:

 Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

Range	Ambient Temperature	Vcc
Industrial	-40°C to +85°C	2.5V to 5.5V
Automotive	−40°C to +125°C	2.7V to 5.5V or 4.5V to 5.5V

CAPACITANCE

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	5	pF
Соит	Output Capacitance	Vout = 0V	5	pF



DC ELECTRICAL CHARACTERISTICS

 $T_A = -40$ °C to +85°C for Industrial and -40°C to +125°C for Automotive.

Symbol	Parameter	Test Conditions	Vcc	Min.	Max.	Unit
Vol	Output LOW Voltage	Ιοι = 100 μΑ	2.5V to 5.5V	_	0.2	V
V _O L ₁	Output LOW Voltage	IoL = 2.1 mA	4.5V to 5.5V	_	0.4	V
Vон	Output HIGH Voltage	Іон = −100 μА	2.5V to 5.5V	Vcc - 0.2	_	V
Voн1	Output HIGH Voltage	Іон = −400 μA	4.5V to 5.5V	2.4	_	V
VIH	Input HIGH Voltage		2.5V to 5.5V	0.7xVcc	Vcc+1	V
			4.5V to 5.5V	0.7xVcc	Vcc+1	
VIL	Input LOW Voltage		2.5V to 5.5V	-0.3	0.2xVcc	V
			4.5V to 5.5V	-0.3	0.8	
ILI	Input Leakage	Vin = 0V to Vcc (CS, SK,Din,O	RG)	0	2.5	μA
ILO	Output Leakage	Vout = 0V to Vcc, CS = 0V		0	2.5	μA

Notes:

Automotive grade devices in this table are tested with Vcc = 2.7V to 5.5V and 4.5V to 5.5V.

POWER SUPPLY CHARACTERISTICS

 $T_A = -40$ °C to +85°C for Industrial

Symbol	Parameter	Test Conditions	Vcc	Min.	Тур.	Max.	Unit
lcc1	Vcc Read Supply Current	CS = V _{IH} , SK = 1 MHz CMOS input levels	2.7V 5.0V		40 100	100 500	μΑ μΑ
Icc2	Vcc Write Supply Current	CS = V _{IH} , SK = 1 MHz CMOS input levels	2.7V 5.0V	_	0.4 1.5	1 3	mA mA
IsB	Standby Current	CS = VIH, SK = 0V	2.7V 5.0V	_	0.4 2	2 4	μΑ μΑ

POWER SUPPLY CHARACTERISTICS

 $T_A = -40$ °C to +125°C for Automotive

Symbol	Parameter	Test Conditions	Vcc	Min.	Тур.	Max.	Unit
Icc1	Vcc Read Supply Current	CS = V _{IH} , SK = 1 MHz CMOS input levels	2.7V 5.0V		40 100	100 500	μA μA
Icc2	Vcc Write Supply Current	CS = V _{IH} , SK = 1 MHz CMOS input levels	2.7V 5.0V	_	0.4 1.5	1 3	mA mA
IsB	Standby Current	CS = VIH, SK = 0V	2.7V	_	0.5	3	μA
			5.0V	_	4	8	μA



AC ELECTRICAL CHARACTERISTICS

TA = -40°C to +125°C for Automotive

Symbol	Parameter	Test Conditions	Vcc	Min.	Max.	Unit
fsĸ	SK Clock Frequency		2.7V to 5.5V	0	1	Mhz
			4.5V to 5.5V	0	2	Mhz
t skh	SK HIGH Time		2.7V to 5.5V	500	_	ns
			4.5V to 5.5V	250	_	ns
tskl :	SK LOW Time		2.7V to 5.5V	500	_	ns
			4.5V to 5.5V	250	_	ns
tcs	Minimum CS LOW Time		2.7V to 5.5V	250	_	ns
			4.5V to 5.5V	250	_	ns
tcss	CS Setup Time	Relative to SK	2.7V to 5.5V	100	_	ns
			4.5V to 5.5V	50	_	ns
tois	Din Setup Time	Relative to SK	2.7V to 5.5V	100	_	ns
			4.5V to 5.5V	100	_	ns
tcsH	CS Hold Time	Relative to SK	2.7V to 5.5V	0	_	ns
			4.5V to 5.5V	0	_	ns
t DIH	Din Hold Time	Relative to SK	2.7V to 5.5V	100	_	ns
			4.5V to 5.5V	100	_	ns
t PD1	Output Delay to "1"	AC Test	2.7V to 5.5V	_	400	ns
			4.5V to 5.5V	_	250	ns
tPD0	Output Delay to "0"	AC Test	2.7V to 5.5V	_	400	ns
			4.5V to 5.5V	_	250	ns
tsv	CS to Status Valid	AC Test	2.7V to 5.5V	_	250	ns
			4.5V to 5.5V		250	ns
tDF	CS to Dout in 3-state	AC Test, CS=VIL	2.7V to 5.5V	_	200	ns
			4.5V to 5.5V		100	ns
twp	Write Cycle Time		2.7V to 5.5V	_	10	ms
			4.5V to 5.5V	_	5	ms

Notes:

1. C L = 100pF

AC ELECTRICAL CHARACTERISTICS

TA = -40°C to +85°C for Industrial

Symbol	Parameter	Test Conditions	Vcc	Min.	Max.	Unit
fsĸ	SK Clock Frequency		2.5V to 5.5V	0	1	Mhz
			2.7V to 5.5V	0	1	Mhz
			4.5V to 5.5V	0	2	Mhz
t skH	SK HIGH Time		2.5V to 5.5V	500	_	ns
			2.7V to 5.5V	350	_	ns
			4.5V to 5.5V	250		ns
t skL	SK LOW Time		2.5V to 5.5V	500	_	ns
			2.7V to 5.5V	350	_	ns
			4.5V to 5.5V	250		ns
tcs	Minimum CS LOW Time		2.5V to 5.5V	500	_	ns
			2.7V to 5.5V	250	_	ns
			4.5V to 5.5V	250	_	ns
tcss	CS Setup Time	Relative to SK	2.5V to 5.5V	100	_	ns
			2.7V to 5.5V	50	_	ns
			4.5V to 5.5V	50	_	ns
tois	Din Setup Time	Relative to SK	2.5V to 5.5V	100	_	ns
	-		2.7V to 5.5V	100	_	ns
			4.5V to 5.5V	100	_	ns
tcsн	CS Hold Time	Relative to SK	2.5V to 5.5V	0	_	ns
			2.7V to 5.5V	0	_	ns
			4.5V to 5.5V	0	_	ns
tdiH	Din Hold Time	Relative to SK	2.5V to 5.5V	100	_	ns
			2.7V to 5.5V	100	_	ns
			4.5V to 5.5V	100	_	ns
t _{PD1}	Output Delay to "1"	AC Test	2.5V to 5.5V	_	400	ns
			2.7V to 5.5V	_	350	ns
			4.5V to 5.5V	_	250	ns
t _{PD0}	Output Delay to "0"	AC Test	2.5V to 5.5V	_	400	ns
			2.7V to 5.5V	_	350	ns
			4.5V to 5.5V	_	250	ns
tsv	CS to Status Valid	AC Test	2.5V to 5.5V		400	ns
			2.7V to 5.5V	_	250	ns
			4.5V to 5.5V		250	ns
t _{DF}	CS to Dout in 3-state	AC Test, CS=VIL	2.5V to 5.5V	_	200	ns
		•	2.7V to 5.5V	_	200	ns
			4.5V to 5.5V	_	100	ns
twp	Write Cycle Time		2.5V to 5.5V	_	10	ms
	•		2.7V to 5.5V	_	10	ms
			4.5V to 5.5V	_	5	ms

Notes:

1. C L = 100pF



FIGURE 2. SYNCHRONOUS DATA TIMING





FIGURE 3. READ CYCLE TIMING



Notes:

To determine address bits An-A0 and data bits Dm-Do, see Instruction Set for the specific device.



FIGURE 4. SYNCHRONOUS DATA TIMING





FIGURE 5. WRITE (WRITE) CYCLE TIMING




Notes:

- 1. After the completion of the instruction (Dout is in READY status) then it may perform another instruction. If device is in BUSY status (Dout indicates BUSY status) then attempting to perform another instruction could cause device malfunction.
- 2. To determine address bits An-Ao and data bits Dm-Do, see Instruction Set for specific device.



FIGURE 6. WRITE ALL (WRALL) TIMING



Notes:

- 1. After the completion of the instruction (Dout is in READY status) then it may perform another instruction. If device is in BUSY status (Dout indicates BUSY status) then attempting to perform another instruction could cause device malfunction.
- 2. To determine data bits Dm-Do, see Instruction Set for the appropriate device.

FIGURE 7. WRITE DISABLE (WDS) CYCLE TIMING








FIGURE 8. ERASE (REGISTER ERASE) CYCLE TIMING



Notes:

To determine data bits An - A0, see Instruction Set for the appropriate device.

FIGURE 9. ERASE ALL (ERAL) CYCLE TIMING



Note for Figures 8 and 9:

After the completion of the instruction (Dou τ is in READY status) then it may perform another instruction. If device is in \overline{BUSY} status (Dou τ indicates \overline{BUSY} status) then attempting to perform another instruction could cause device malfunction.



ORDERING INFORMATION

Industrial Range: -40°C to +85°C					
Speed	Voltage Range	Order Part No.	Package		
1Mhz	2.5V to 5.5V	IS93C46A-3PI	300-mil Plastic DIP		
		IS93C46A-3GI	SOIC (rotated) JEDEC		
		IS93C46A-3GRI	SOIC JEDEC		
		IS93C46A-3ZI	169-mil TSSOP		
1Mhz	2.5V to 5.5V	IS93C56A-3PI	300-mil Plastic DIP		
		IS93C56A-3GI	SOIC (rotated) JEDEC		
		IS93C56A-3GRI	SOIC JEDEC		
		IS93C56A-3ZI	169-mil TSSOP		
1Mhz	2.5V to 5.5V	IS93C66A-3PI	300-mil Plastic DIP		
		IS93C66A-3GI	SOIC (rotated) JEDEC		
		IS93C66A-3GRI	SOIC JEDEC		
		IS93C66A-3ZI	169-mil TSSOP		

ORDERING INFORMATION

Automotive R	Range: -40°C to +125°C			
Speed	Voltage Range	Order Part No.	Package	
1Mhz	2.7V to 5.5V	IS93C46A-3PA	300-mil Plastic DIP	
		IS93C46A-3GRA	SOIC JEDEC	
1Mhz	2.7V to 5.5V	IS93C56A-3PA	300-mil Plastic DIP	
		IS93C56A-3GRA	SOIC JEDEC	
1Mhz	2.7V to 5.5V	IS93C66A-3PA	300-mil Plastic DIP	
		IS93C66A-3GRA	SOIC JEDEC	
2Mhz	4.5V to 5.5V	IS93C46A-PA	300-mil Plastic DIP	
		IS93C46A-GRA	SOIC JEDEC	
2Mhz	4.5V to 5.5V	IS93C56A-PA	300-mil Plastic DIP	
		IS93C56A-GRA	SOIC JEDEC	
2Mhz	4.5V to 5.5V	IS93C66A-PA	300-mil Plastic DIP	
		IS93C66A-GRA	SOIC JEDEC	
		1000000A OTA		_